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1. Introduction
There are a variety of applications, for which it is necessary to control the speed of
electrical motors like AC induction motors or synchronous motors. To do so, control
methods like U/f-control or field oriented control are used [Leo90]. These methods
determine the amplitude and frequency of the voltage that has to be applied to the mo-
tor (e.g., 3-phase AC induction motor), so that it runs with the desired speed. Power
electronic converters are used as an interface between the reference voltage calculated
by the controller and the electrical motor [MUR89]. Pulse wide modulated (PWM)
power converters are widely used today. However, their disadvantage si that they con-
tain high-frequency components [KWS02], which lead to radiated noise around the
motor cables, reflections in the motor cable and accoustic noise in the motor. Extra
filters and screened cables are needed to cope with those problems.
By transmitting sine-wave signals to the motor instead of PWM modulated sig-
nals, the problems mentioned above could be avoided [Jön09]. The company NFO
Drives AB developed an alternative to PWM called “sinus switch” for their frequency
inverters, that outputs sin-wave signals to the motor [Jön88]. The sinus switch con-
sists of a transistor half-bridge and an LC-filter. The transistors are switched in a spe-
cial way, so that the voltage at the output of the LC-filter can be sine shaped. Using
sin-wave signals instead of PWM modulated signals can then save energy. This “si-
nus switch” is currently included in frequency inverters in the range of 0.73 − 15 kW
using MOSFET transistors in the transistor half-bridge included in the sinus switch
[Jön09].
For some applications, higher powers than 15 kW are needed. To develop the
sinus switch for those higher powers, IGBT transistors should be used instead of
MOSFET [Leo90]. Since for IGBT transistors the range of switching frequencies
available is smaller than for MOSFET transistors [MUR89], the frequencies used to
switch the transistors in the sinus switch have be limited. A possibility to reduce the
switching frequency of the transistors while still delivering power high enough is to
connect several modules in parallel, each comprised of a transistor half-bridge and an
LC-filter [Jön05].
One part of this thesis is to simulate the sinus switch circuit with the help of
MATLAB and Simulink. The basic sinus switch as described in [Jön88] is simulated
for one phase of the motor and extended according to [Jön05]. This extended version
of the sinus switch is tested in the simulation whether is has the expected behaviour.
Its inductor currents are synchronized for certain operation ranges of the motor und
unsynchornized for others. The seconds purpose of this thesis is to test a synchroniza-
tion algorithm for those unsynchornized cases presented in [Jön05] and, if necessary,
modify it. Furthermore, a third purpose is to analyze the switch circuit including the
extension and synchronization and find out some constraints for the operation.
Although the sinus switch is supposed to be used with AC induction motors, in
this thesis one phase of a DC-motor is used for the simulations. For the purpose of
this thesis, a DC-motor is sufficient to test the functioning of the sinus switch and
analyze its behaviour.
The basic sinus switch circuit as presented in [Jön88] is described in Section
2. The model of the DC-motor used for the simulations is developed in Section 3.
The simulation model for the basic sinus switch [Jön05] is developed in Sections 4
and 5. A voltage control loop including the capacitors of the LC-circuit is developed
in Section 5. The connection of two modules as simulated in 4 in parallel and the
synchronization are discussed in Section 6. In this section, also constraints of the
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modified sinus switch like non-exact synchronization and the effect of inaccurate
inductances are tested with the help of the simulation. A conclusion of the work is
given in Section 7.
4
2. The Sinus Switch
This chapter gives a review on the basic Sinus Switch circuit as described in [Jön88],
[Jön05] and [Jön09]. First the setup is given and then the function is explained. Sim-
ulations, further development and analysis are based on this circuit.
2.1 Setup
Figure 2.1.1 shows the setup of the basic switch circuit. A single phase of the con-
verter is considered. The switch circuit consists, as in PWM, of a transistor half-
bridge, connected to a DC-link with the voltage ±V . In parallel to the transistors
T R1 and T R2 a free-wheel diode is connected. As seen in figure 2.1.1, the transistors
are assumed to be ideal switches in this thesis [MUR89].
Ire f
I
I
E
E
+V
+V
−V
−V
Uout
P1
T R1
T R2
L
C
Ccurrent
voltage
comparator
comparator
Figure 2.1.1 The switch circuit
The switching of the transistors is controlled by a control logic, whereas the
switching frequency of the transistors is variable. The control logic consists of a cur-
rent comparator, controlled by a reference current Ire f and the current I through the
inductor L, and a voltage comparator, controlled by the bridge voltage E . At the out-
put of the transistor bridge, a LC-filter is connected. This filter serves several tasks. It
isolates the bridge and the load current from another. Then the bridge current can go
to zero, although the load current has a value unequal to zero. Also, switching tran-
sients occurring in the transistor bridge are isolated from the output and the transistor
bridge is protected from electric transients coming from the output. Furthermore, the
output voltage Uout of the switch circuit is already filtered through the LC-filter, so
that it has, for example, a sinusoidal shape. Though, the shape of the output voltage
is dependent on how the control logic controls the switching of the transistors.
2.2 Operation
The shape of the output voltage is dependent on the inductor current I. Therefore,
the shape of the inductor current is described first, before explaining how the output
voltage results from it.
To explain the operation of the switch circuit, a constant reference current Ire f
at the current comparator is assumed. Figure 2.2.1 shows the shape of the inductor
5
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E
I
+V
−V
Ire f
t
Figure 2.2.1 Bridge voltage E and inductor current I
current and the bridge voltage. Three cycles of the inductor current are shown in the
figure.
A cycle starts with the inductor current at zero and the upper transistor T R1 in
figure 2.1.1 being switched on while T R2 is switched off. Thus, the bridge voltage is
E = +V for a positive reference current at the beginning of a cycle, which leads to a
rising inductor current I. One cycle can then be divided into four intervals.
During the first interval, the inductor current is smaller than the reference current.
The current comparator compares those two currents and lets the transistor T R1 be
switched on. Transistor T R2 is switched off. Therefore, the bridge voltage is now
E = +V , so that the voltage over the inductance L is +V −Uout , which is positive
since V > Uout . Hence, the inductor current I rises. An ideal inductor is assumed,
hence the current rises linearly.
At interval two, the current comparator sees, that reference current and inductor
current are equal and turns the transistor T R1 off.
During the third interval, the inductor current I has to go another way after T R1
got turned off, since it cannot stop abruptly. It now flows through free-wheel diode
parallel to T R2, while T R2 remains closed. Now the bridge voltage is E =−V . There-
fore, the voltage over the inductance L is in the opposite direction compared to inter-
val one and the inductor current I decreases.
In interval four, the inductor current reaches zero. The diode does not close when
the current is zero, because of its reverse recovery character [Phi92]. It stays open
in negative direction until its reverse recovery charge is reached. Then, the diode
closes and the current is forced through the upper free-wheel diode. Again, the current
through the inductor cannot stop abruptly. The bridge voltage is pulled up to E = +V
by this. The voltage comparator realizes this rising edge of the bridge voltage and
switches on the transistor T R1 again, so that the the bridge voltage stays at the positive
value and a new cycle starts with the interval one.
2.3 Equivalent Circuit
To see how the output voltage Uout of the switch circuit looks like dependent on
the inductor current I, an equivalence circuit for the LC-filter at the output of the
transistor half-bridge can be calculated. For detailed calculations see appendix A. For
both cases that the bridge voltage is E = +V and E =−V , the equivalence circuit is
a basic LC-circuit as shown in figure 2.3.1, with the inductance L and the capacitance
2C.
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I
UoutE
L
2C
Figure 2.3.1 Basic, ideal LC circuit
It can be seen in this figure, that the output voltage Uout results from [KSW00]:
Uout(t) =
1
2C
∫
I(t) dt.
Therefore, appart from the constant, the output voltage results from integrating the
inductor current. In the case with a constant reference current, as described above, the
output voltage would rise linearly containing a ripple. Without the ripple, the output
voltage would be the same as when integrating the average value of the inductor
current, which is half the reference current.
Different shapes of the output voltage Uout can now be obtained by changing the
reference current Ire f . A higher or lower reference current leads to a longer or shorter
cycle time for the inductor current and therefore to a smaller or bigger switching
frequency of the transistors. Limits in the switching frequency limit also the available
range of reference currents. In order to get a certain, desired shape of the output
voltage Uout , e.g. sinus-shaped, a voltage control loop is closed around the switch
circuit. The voltage controller determines dependent on the desired voltage and the
output voltage how the reference current has to be in order to get the output voltage
the same as the desired voltage. For details to this see chapter 5.1.
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3. The DC-Motor
The mathematical model of the DC-motor needed for the simulations is derived in
this section. Furthermore, this model is implemented into MATLAB and Simulink.
3.1 Design and Basic Principle of the DC-Motor
A DC-motor is an electric motor, that is driven by direct current. It converts electrical
energy into mechanical energy.
stator
NS
Torque
rotor
field winding
armature windings
flux lines
air gap
Figure 3.1.1 schematic sketch of a DC motor
It consists of a stator, which generates a static magnetic field of strength B us-
ing permanent magnets or electromagnets. In Figure 3.1.1 a motor with two poles is
shown, where the poles are composed of electromagnets. In this thesis though, a per-
manent magnet DC-motor is assumed, which has a constant magnetic field. A rotor,
that can turn around its longitudinal axis, is located inside the stator. Armature wind-
ings are arranged in slots around the periphery of the rotor. Each winding consists of
two conductors. Several windings in one slot make up a coil, so that there are several
coils along the perimeter of the rotor. The beginning and the end of each of those
coils are connected to commutator brushes of a commutator. The commutator is not
shown in figure 3.1.1. It is connected to the shaft of the rotor. It periodically reverses
the current in the armature windings, so that the torque created is always acting in the
same direction on the rotor. More information about commutation can be found, for
example, in [Leo90]. Since the windings are all connected through the commutator,
the coils on the rotor can be seen as connected in series. They are supplied with the
armature current IA through the commutator.
When the voltage UA is applied to the rotor through the commutator, the armature
current IA is flowing through the armature windings. Since the windings are placed
in a magnetic field, a force and a torque a generated, that turn the rotor.
If instead the rotor is being turned around its longitudinal axis in the magnetic field,
the voltage UA is induced into the coils and can be accessed through the commutator.
3.2 Mathematical Model of the DC-Motor
The voltage of the commutator brushes is the armature voltage UA, that consists of
a voltage drop caused by the resistance of the rotor RA , a voltage drop evoked by
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the inductance LA of the rotor, which is generated by air gap- and leakage fields, and
the armature emf [Leo90]. The emf is a voltage induced in the armature windings
due to the magnetic field B . The armature voltage can therefore be described in the
following equation [Fis06]:
UA = Uq + RA · IA + LA ·
dIA
dt . (3.2.1)
The emf can be calculated according to [Fis06]:
Uq = 4 N p Φ
60
2pi
·ω
= k1 ·Φ ·ω . (3.2.2)
It is proportional to the flux and the speed of the motor. Since a permanent magnetic
DC-motor is assumed, the flux Φ is constant.
The torque on the rotor is dependent on the current through the armature wind-
ings. A force is affecting the windings, which leads to a torque [Smi94]:
M =
N · p
pi
·Φ · IA
= k2 ·Φ · IA (3.2.3)
The acceleration torque Ma, which in the difference between the torque M of the ro-
tor and the load torque applied to the motor, leads to rotation of the motor. According
to newtons law [Fis06] it is:
Ma = M−ML = J ·
dω
dt . (3.2.4)
The constants k1 and k2 are equal [Leo90]:
k1 = k2
⇒ k1 ·Φ = k2 ·Φ
= K
Therefore equations (3.2.2) and (3.2.3) are now:
Uq = K ·ω (3.2.5)
M = K · IA (3.2.6)
Transforming the equations 3.2.4 and 3.2.1 into the s-domain gives the transfer
functions:
IA =
1
RA + LA s
· (UA−Uq) (3.2.7)
ω =
1
J s
· (M−ML) (3.2.8)
This leads to the model shown in figure 3.2.1.
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K
ω
K
ML
M 1
Js
UA IA1
RA+LA·s
Figure 3.2.1 Model of the DC motor
3.3 Simulation Parameters of the DC-Motor
For simulating this model of a 2-pole permanent magnet DC-motor with Simulink,
it is assumed that the motor has a rated power of Pn = 500W and a rated voltage of
150V . The motor is assumed to have a rated speed of nn = 3000 rpm.
For calculating the parameters of the motor needed in the simulation, the assumed
rated operation point is considered. This is when the motor is running with its rated
speed nn, delivering the rated power Pn and using rated voltage Un and rated current
In.
With the assumption, that the losses are small the resistance voltage drop can be
neglected. Furthermore, the inductive voltage drop is very small if the motor operates
in a stationary state. Then the constant K can be calculated with equation (3.2.5),
since then UA = Uq = Un:
K =
Un
ωn
=
150
3000 · 2pi60
≃ 0.5
Rated operation is considered to calculate the parameters.
The torque is connected to the power of the motor by its speed [Fis06]:
Pn = Mn ·ωn ·0.9.
The factor 0.9 is added, because the speed with rated load is assumed to be 90% of
the speed without a load on the motor. The motor is assumed to have 90% efficiency.
The torque at the assumed speed nn gives the assumed power Pn. Therefore, the torque
can be calculated to:
Mn =
500
3000 · 2pi60 ·0.9
≃ 1.768 Nm.
With the help of equation (3.2.6), the current necessary for the torque M = 1.768 can
be calculated:
In =
Mn
K
= 3.536 A.
The voltage drop over the resistor RA is 10% of the input voltage to the motor UA,
since the motor is assumed to have an efficiency of 90%. With UA10% = 15V , the
resistor RA can be calculated to:
RA =
UA10%
In
= 4.24 Ω
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A typical cut-off frequency of the transfer function (3.2.7) is ω0 = 30 Hz. Depending
on armature resistor and inductance this cut off-frequency is:
ω0 =
RA
LA
.
The inductance of the rotor is then:
LA =
RA
ω0
=
4.24 Ω
30 Hz ·2pi = 0.021 H.
In summary, the calculated parameters used for simulating the DC-motor are
shown in table 3.3.1.
K 0.5 R 4 Ω
J 0.0005 L 0.02 H
Table 3.3.1 Motor data used for the simulation
3.4 Simulation Results of the DC-motor
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Figure 3.4.1 Input voltage UA, load torque ML, motor current IA and speed ω of the DC
motor
The DC motor was simulated implementing the model shown in figure 3.2.1 in
Simulink with the parameters from table 3.3.1.
A step to UA = 150 V is applied to the input of the motor at 0.1 s. At that time, no
load is connected to the motor. At 0.6 s, a load of 1 Nm is connected to the DC-motor.
In figure 3.4.1 it can be seen, that the motor current has a peak when the voltage at its
input changes from 0 to 150 V and goes back to zero once the voltage stays constant.
When the load is applied to the motor, the current gets a constant value unequal zero.
The speed of the motor goes to ω = 300 rad
s
, which equals n = 2865 rpm. The speed
11
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n is slightly lower than the desired speed of n = 3000, because the parameters used
for the simulation have been rounded during their calculation. When the load step
occurs, the speed of the motor decreases to a lower, constant value.
The results of this simulation confirm, that the motor model developed in this section
is realistic [Leo90].
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4. Simulating the inner loop for
the current
The inner part of the switch circuit from figure 2.1.1, which has the current of the
inductance as an output, is simulated in this section.
4.1 Simulation Setup
The inner current loop of the switch circuit is simulated as seen in figure 4.1.1. Figure
4.1.2 shows the subsystem containing the control logic, comprised of current and
voltage comparator.
Figure 4.1.1 Simulation of the inductor current in the switch circle
For the simulation, it is assumed that the inductor is ideal, i.e. it has no iron and
copper losses. Therefore, it is simulated as an integrator with a voltage at the input
and a current at the output. The voltage over the inductor, which is the input to the
mentioned integrator, is E −Uout . For developing the simulation model, a constant
voltage U is assumed instead of the output voltage Uout . Therefore, the integrator
simulating the inductor has the the voltage difference E−U as an input.
The bridge voltage E can be +V or −V , which is determined by the logic in the
subsystem of the simulation model. This subsystem takes the given value for the
inductor current Ire f , the actual inductor current I and the bridge voltage E of the
actual time-step as an input and outputs a switching signal for the bridge voltage
Enext for the next step.
The switch behind the subsystem simulates transistor half-bridge. It gets the
switching signal and switches Enext to ±V , depending on the output of the subsys-
tem.
For simulating the control logic, the behavior of the sinus switch is analyzed.
Therefore, the simulation model is developed from the behavioral pattern rather than
from the physical functioning. The behavioral pattern, derived from the explanations
in section 2.2, is as follows:
1. If E = +V and Ire f > I, then Enext = +V ⇒ I rises
2. If E = +V and Ire f = I, then Enext =−V ⇒ falling slope of I starts
3. If E =−V and Ire f > I, then Enext =−V ⇒ I falls
13
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4. If E = −V and I = 0 ⇔ Ire f − I = Ire f then Enext = +V ⇒ rising slope of I
starts
Figure 4.1.2 switching logic of the inductor current in the switch circle
The model of the control logic is shown in figure 4.1.2. It is composed of logic
blocks, which are connected according to the behavioral pattern described above.
The switching signal, which is the output of the subsystem, is set by an R-S-Flipflop
block provided by Simulink. If the set-input is set to one,the output of the subsystem
is one. If the reset-input is set to one, then the output of the subsystem is zero. The
switch that the output of the subsystem is connected to (figure 4.1.1), sets E = +V if
the switch signal at the output of the flip-flop is one andE = −V if it is zero. Thus,
the set-input of the flip-flop has to be set to one when E = +V is required and to zero
when E = −V is required. Therefore, the results of the cases from the behavioral
pattern are connected to the set- and reset-inputs through OR-blocks.
So far, only positive reference currents Ire f were considered. To include negative
currents the logic has to be extended. For negative currents, the behavior follows the
following pattern, which is similar to above:
1. If E =−V and Ire f − I < 0 then Enext =−V
2. If E =−V and Ire f − I = 0 then Enext = +V
3. If E = +V and Ire f − I < 0 then Enext = +V
4. If E = +V and Ire f − I = Ire f then Enext =−V
By comparing this to the case of positive currents, it can be seen that the signs
have been changed. Therefore, the signals for the currents and the Voltage at the input
of the subsystem are multiplied by the sign of the reference current. For positive
reference currents, a ′1′ at the output of the OR-Block connected to the reset-input of
the RS-flipflop means that the Voltage E should be −V in the next time step, since
the output of the flip-flop is set to zero. For negative currents, a ′1′ at the output of the
same OR-block is supposed to set the output of the flip-flop to ′1′ so that E = +V . To
achieve this, the output of the OR-Blocks has to be inverted for Ire f < 0.
That is done by an extra logic circuit shown in figure 4.1.3. The truth table for
this logic circuit is shown in table 4.1.1. It can be seen, that the output of the OR-
block remains unchanged for Ire f > 0. For Ire f ≤ 0 the output of the OR-blocks is
14
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inverted. This is also the truth table of an XNOR function. Hence, the output of the
OR-blocks and the sign of the reference current are connected through and XNOR.
This is implemented in Simulink as shown in figure 4.1.3.
Iref > 0 OR-out Iref > 0 AND OR-out
0 0 1
0 1 0
1 0 0
1 1 1
Table 4.1.1 Logic for inverting the output of the OR-Blocks if Ire f < 0, rearranged.
Figure 4.1.3 XNOR to invert the output of the OR-blocks if Ire f < 0
4.2 Simulation Results
To simulate the model for the inner loop of the switch circuit, a reference current of
Ire f = ±5 A and a constant voltage of U = 5 V are chosen. The parameter for the
inductance used is L = 80 ·10−6 H , based on the value from [Jön88]. The parameter
for the bridge voltage is chosen to E = 178.5 V . By choosing the value for the bridge
voltage to this value, the rated voltage UA = 150 V of the DC-motor is 80% of the
bridge voltage. At this point, the rated operation of the motor is supposed to be. The
simulation is done with positive and with negative reference current.
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Figure 4.2.1 Simulation results for the inner loop of the current circuit
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The inductor current I, the reference current Ire f and the bridge voltage E of the
simulations are shown in figure 4.2.1. The upper part of figure 4.2.1 shows the results
for a positive reference current. The inductor current rises linearly while E = +V .
When it reaches the maximum value Ire f , then the bridge voltage switches to E =−V .
After that the inductor current I decreases linearly until it reaches zero. Then the
bridge voltage is switched to E = +V again.
The lower part of figure 4.2.1 shows the simulation results for a negative reference
current. In this case, the current I decays linearly while E = −V . When it reaches
the reference value, the bridge voltage changes to its positive value E = +V , so that
the current I rises until it reaches zero. The bridge voltage is then switched to its
negative value again. This shows, that the simulation is working for constant positive
and negative reference currents.
To test with a non-constant reference current, a ramp signal was chosen. This ref-
erence signal crosses zero. The parameters for this simulation are the same as above
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Figure 4.2.2 Reference current and current through the inductor
with constant reference current. The only difference is, that the reference current now
goes linearly down from +5 A to−5 A. Figure 4.2.2 shows the results. It can be seen,
that the behavior is the same as for a constant reference current. But since the refer-
ence current passes zero, the frequency of the current through the inductor increases
when the reference current gets smaller. This means, that the switching frequency of
the transistors in the current circuit increases as well. In reality, the switching fre-
quency of the transistors is limited due to e.g. switching time delays. Therefore, there
should be set a limit to how much the frequency of the inductor current I can increase.
This is done in the next section.
4.3 Hysteresis
To prevent the switching frequency of the transistors from getting too high, a hystere-
sis is included. For that purpose a comparator with hysteresis is included in the real
circuit, as shown in figure 4.3.1. The resistances RH1 and RH2 can be chosen to adjust
the hysteresis.
Applying the rule of voltage divider leads to:
uI −V1
RH1
=
V1−Vout
RH2
. (4.3.1)
Hence the voltage at the non-inverting input of the comparator depend on the output
16
4.3 Hysteresis
VS+
VS−
Vout
R2
R1
V1uI
Iset
Iout
V2
Figure 4.3.1 The comparator with hysteresis
voltage Vout and the voltage uI :
V1 =
RH2
RH1 + RH2
·uI +
RH1
RH1 + RH2
·Vout . (4.3.2)
For V2 < V1, the output voltage of the comparator ist Vout = VS+. The the voltage
at the non-inverting input is for this case:
V1H =
RH2
RH1 + RH2
·uI +
RH1
RH1 + RH2
·VS+. (4.3.3)
When V2 grows larger than V1H , the output voltage of the comparator switches to
Vout = VS−.
For V2 > V1, the output voltage is Vout = VS−. The voltage at the non-inverting
input is for this case:
V1L =
RH2
RH1 + RH2
·uI +
RH1
RH1 + RH2
·VS−. (4.3.4)
The output voltage switches back to Vout = VS+, when V2 gets smaller than V1L. Since
VS+ > VS−, this leads to a hysteresis as seen in figure 4.3.2 .
VS+
VS−
Vout
V2
V1HV1L
Figure 4.3.2 The Hysteresis
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The effect of the hysteresis is, that the signal to switch the transistor at the value
of the reference current is given slightly later as without hysteresis. The inductor cur-
rent I changes its slope therefore at a slightly bigger absolute value than the reference
current.
The advantage of the hysteresis shows when the reference current passes zero. The
frequency of the current I through the inductor L can just increase until a value prede-
termined through the hysteresis. This prevents the transistors from too high switching
frequencies. Furthermore, the simulation gets too slow when the frequency of I gets
too high.
Figure 4.3.3 Simulink model of the current loop with hysteresis.
Figure 4.3.4 The hysteresis block in figure 4.3.3
In the simulation, the hysteresis is implemented by adding a small constant to
the difference between the reference current and the output current. The sign of this
constant depends on the sign of the reference current Ire f . This will increase the ref-
erence current , which simulates the fact that the inductor current I increases until
a value slightly higher than the reference value due to the hysteresis. The model for
the hysteresis is shown in figure 4.3.4. How this model is included in the simulation
model for the inner sinus switch loop is shown in figure 4.3.3.
The results of the simulation of the inner sinus switch circuit including hysteresis
is shwn in figure 4.3.5.
4 5 6
x 10−4
−20
−15
−10
−5
0
5
10
15
20
time [sec]
 
 
I
ref [A]
I [A]
Figure 4.3.5 Reference current and current through the inductor with hysteresis
18
4.4 Internal feedback of the Output Voltage
It can be seen, that the frequency of the inductor current I increases until a certain
value when the reference current Ire f approaches zero. The frequency stays at this
value while Ire f passes zero. When the reference current leaves the hysteresis region
into negative currents, the frequency increases again. This shows, that the hysteresis
is included in the simulation model as intended.
4.4 Internal feedback of the Output Voltage
So far, the voltage U has been added to the simulation as a constant. But in the
real circuit, the voltage over the inductor is E −Uout , including the output voltage
of the sinus switch Uout . To simulate the output voltage, the model is extended by a
capacitance C representing the capacitors in the real circuit (compare to figure 2.3.1).
In the s-plane, a capacitor is represented as an integrator:
U =
1
C · s · I. (4.4.1)
Therefore, an integrator block and a constant 1C are added to the model in the sim-
ulation. The output of this integrator, which represents the output voltage Uout , is
fed back into the model as shown in figure 4.4.1. This internal feedback replaces the
constant voltage U .
Figure 4.4.1 simulink model of the current circuit with output voltage fed back
To simulate this model, the parameters for inductance, power supply voltage and
hysteresis constant have been chosen to the same values as in previous simulations.
The capacitance has been chosen to C = 1.2 mF , which is higher than is [Jön88], but
should be used for simulations because the voltage ripple is reduced more than with
a smaller capacitor. Figure 4.4.2 shows the result of this simulation. The upper part
shows the reference current and the inductor current. The reference current is constant
and changes sign from Ire f = +10 A to Ire f = −10 A when half the simulation time
has passed. Because of the hysteresis, the inductor current has its peak at ±12 A.
The lower part shows the output voltage Uout , which is fed back into the switch circuit.
While the reference current is positive, the output voltage rises linearly including a
ripple, as mentioned in section 2.2. When Ire f is negative, the output voltage falls
linearly, again containing a ripple.
This shows that the simulation including internal feedback of the output voltage
works as intended.
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Figure 4.4.2 Reference current and inductor current in the current circuit with the output
voltage fed back.
4.5 Optimizing the Simulation Time
To achieve a real time of 1.5 minutes to simulate a simulation time of 1·10−4 seconds,
some properties in Simulink have been changed in contrast to the default properties.
The default solver called 0de45 has been used, where the parameters for maximal,
minimal and initial step size have been changed to minimal step size = 1 ·10−9, maxi-
mal step size = 1 ·10−2 and initial step size = 1 ·10−4 to optimize the simulation time.
Furthermore, zero crossing detection has to be activated for the respective blocks.
Without activating the zero crossing detection the simulation result may be wrong,
because the solver is not able to detect discontinuities in the simulation [Inc09].
To accelerate the simulation, the simulation is run in Accelerator Mode. When using
this mode instead of the Normal Mode, the Simulink model is first translated into a
C-Mex S-Function (C-Code). Then, this S-Function is executed in Matlab to run the
simulation [Inc09]. Using this accelerator seemed to speed up the simulation slightly.
Since despite all these changes of the Simulink properties the real time for run-
ning a simulation of 1 ·10−4 seconds is still about 1.5 minutes, an alternative model
for the current circuit is developed in chapter 4.6.
4.6 Alternative model for the Current Loop
To decrease the the real time needed for a simulation, a model for the current cir-
cuit using less Simulink blocks than the model derived in the previous chapters is
developed. The Simulink block diagram of this model is shown in figure 4.6.1.
The idea behind this model is, that the inductor current should determine when
the Voltage E changes sign. This is possible, because it is known from the real circuit
how the voltage E behaves depending on the inductor current. The model does not
simulate the physical behavior of the transistors switching and the free-wheel diodes,
it rather simulates the behavior of the voltage E dependent on the output current
of the circuit. The bridge voltage E is not used to determine the switching signal for
itself and thus there is no feedback of it in the model. Here again the reverse-recovery
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Figure 4.6.1 Alternative model to simulate the current circuit
current is neglected, since it is possible to make it very small [Jön88]. Furthermore,
this model includes hysteresis as well, based on section 4.3.
Iout ≥ 0
Iout < 0
Iout < Ire f + Iε
Iout ≥ Ire f + Iε
1
Ls
E =±V
R
S Q
Figure 4.6.2 SR flip-flop that models the behaviour of the current circuit.
Assuming that the behavior of the bridge voltage E depending on the output cur-
rent is known, the behavior of the current circuit can be modeled with an RS-flip-flop.
The flip-flop is shown in figure 4.6.2. That it models the behavior of the inner part of
the sinus switch correctly is shown with the help of an example. Figure 4.6.3 shows
an example shape of the reference current Ire f , the output current Iout and the bridge
voltage E . As already mentioned in section 2.2, each cycle of the inductor current can
be divided in 4 phases, which are labeled (1), (A), (2) and (B) here. Phase (1) is the
rising slope of the output current, phase (2) the falling slope, phase (A) is the point at
the reference current, where the rising slope changes into the falling slope and phase
(B) where the falling slope changes into the rising slope again.
t
(A)
(B)(1) (2)
E
Iout
Ire f + Iε
Figure 4.6.3 An example of the behavior of E dependent on th output current of the model.
(1): At the start of the cycle, the bridge voltage is E = +V . The inductor current I
rises therefore. It is I ≥ 0 and I < Ire f + Iε . It is known that in this phase E(k) = E(k−
1), where k is the actual time point and k− 1 is the previous time point. Comparing
to figure 4.6.2, it can be seen that in this phase both inputs of the flip-flop are zero.
Thus, the flip-flop keeps its output at the same value as in the previous time point, so
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that E(k) = E(k−1) is fulfilled.
(A): In this phase, the inductor current reaches the reference current. The bridge
voltage has to change its sign from +V to −V at this point. Since it is I > 0 and
I ≥ Ire f + Iε , the signal at the set-input of the flip-flop is zero, while the signal at the
reset-input is one. Hence the output of the flip-flop is reset to zero, so that the bridge
voltage changes to E =−V .
(2): Since the bridge voltage in negative, the inductor current is falling. It is again
I > 0 and I < Ire f + Iε , as in phase (1), so that the output value of the flip-flop remains
unchanged at zero. The bridge voltage is therefore kept at E =−V .
(B): In this phase, the inductor current passes zero. The bridge voltage has to change
back to E = +V , so that a new cycle can start. It is I < 0 and I < Ire f + Iε and thus the
set-input of the flip-flop is one and the reset-input is zero. The output of the flip-flop
is set to one again. So the bridge voltage is set to E = +V .
This flip-flop has been implemented in Simulink using switch-blocks, as seen in
figure 4.6.1. In this model, the Switch 1 determines the sign of the inductor current I
and the Switch 0 decides if the output current is bigger or smaller than the reference
current Ire f plus the current from the hysteresis loop Iε . Those two signals are then
connected through a plus sign similar to an AND function. The Switch 2 simulates
the flip-flop, which can be in “set”, “reset” or “keep output state” mode. The output
value of Switch 2 is translated into ±V by Switch 3, which gives out the bridge
voltage E . Because the voltage over the inductor is the difference between the bridge
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Figure 4.6.4 Simulation of the current circuit with the alternative model
voltage E and the output voltage Uout , the output voltage is subtracted from the bridge
voltage. Multiplying this voltage difference by 1Ls results in the inductor current I. The
inductor current is superposed by the current of the load. Here, the load is a resistor
with the resistance R, so that the superposed load current is Iload = UR . Those two
superposed currents result in the output voltage Uout over the load through integration
due to the capacitors.
To simulate the model, the parameters are the same as in chapter 4.4. No load
has is connected to the output for this simulation. As can be seen in figure 4.6.4, the
simulation results are similar to those in chapter 4.4. The difference is however, that
the simulation takes less time than with the previous model.
For further simulations, the model developed in this section is used, since it is
less complex and thus easier to handle and to oversee for further extensions.
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the Voltage
This chapter describes, how an outer voltage control loop is added around the inner
sinus switch circuit to control the output voltage Uout of the sinus switch.
5.1 The Voltage Controller
To control the output voltage Uout , an error amplifier is introduced before the sinus
switch circuit [MUR89], which takes the desired voltage Ure f and the output voltage
of the current circuit Uout as inputs. The amplifier is shown in figure 5.1.1, with
general input voltages Ua1 and Ua2 and a general output voltage Ub.
Ua1
Ua2
R2
R1
R3COP
Ic
Ib
Ub+
-
Figure 5.1.1 The operational amplifier for voltage control of the switch circuit/motor.
For this operational amplifier circuit, the output voltage Ub depending on the input
voltages Ua1 and Ua2 is:
Ub =−
1+ Tc3 · s
Tc1 · s
·Ua1−
1+ Tc3 · s
Tc2 · s
·Ua2.
With Tc1 = R1 ·COP, Tc2 = R2 ·COP and Tc3 = R3 ·COP
The last equation is equivalent to:
Ub =
1+ Tc3 · s
Tc1 · s
·
((
−
Tc1
Tc2
Ua2
)
−Ua1
)
. (5.1.1)
If now the reference voltage Ure f and the output voltage of the sinus switch circuit
Uout are chosen to:
Uout = Ua1
Ure f = −
Tc1
Tc2
·Ua2
= −
R1
R2
·Ua2, (5.1.2)
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the operational amplifier circuit gives a transfer function, that takes the difference
between the reference voltage Ure f and the output voltage of the current circuit Uout
as an input and can thus be used as a controller for the motor voltage. Equations
(5.1.1) and (5.1.2) together then result in:
Ub =
1+ Tc3 · s
Tc1 · s
· (Uin−Uout) . (5.1.3)
Equation (5.1.2) can for example be realized by an inverting amplifier [KSW00].
5.2 The Voltage Control Loop
Using a voltage controller as shown in the previous section to control the output
voltage of the sinus switch current circuit leads to a block circuit as in figure 5.2.1.
-
1
s·C
Uout
Uout
Ure f 1+Tc3·s
s·Tc1
1
2
Iout1
R0
Ire f
Figure 5.2.1 The voltage loop.
The true inductor current has a sawtooth shape. Therefore, the average value of
the inductor current I is half its peak value. For the switch circuit, the peak value of
the inductor current is always the value of the reference current plus the hysteresis.
For the purpose of analyzing the voltage control loop, the hysteresis is neglected.
The average value of the inductor current I is then half the reference current Ire f . The
current circuit is thus replaced by the constant 12 for dimensioning the voltage control
loop.
The open-loop transfer function of the model in figure 5.2.1 is:
L(s) =
1
2
1+ Tc3 · s
s2 ·Tc1 R0 C
. (5.2.1)
This gives an approximate bode diagram as seen in figure 5.2.2. For low fre-
quencies the transfer function has the behavior of a double integrator, thus the bode
diagram for low frequencies has a slope of−40 dBdecade . For high frequencies the trans-
fer function behaves like a single integrator. Hence the bode plot for high frequencies
has a slope of −20 dBdecade . The intersection point of those two asymptotes ω1 and the
intersection of the high frequency asymptote with 0 dB ω2 can be calculated to:
ω1 =
1
Tc3
and ω2 =
Tc3
2Tc1R0C
When the desired open loop characteristics of the voltage loop are given through
the frequencies ω1 and ω2, the parameters in the transfer function 5.1.3 can be deter-
mined as the following:
Tc1 =
Tc3
2 ω2 R0 C
and Tc3 =
1
ω1
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logω
ω2 =
Tc3
2Tc1R0Cω1 =
1
Tc3
dB
Figure 5.2.2 Approximate Bode diagram of the voltage loop.
The resistor R0 gets chosen to e.g. 400Ω. After calculating Tc1 and Tc3 according
to the equations above, all parameters for the simulation are known. Also, from this
the values for the resistors in the operational amplifier circuit from figure 5.1.1 can
be determined. The values chosen for the simulation might not be realistic, but for
the purpose of this thesis they are sufficient. Important here are stable dynamics of
the voltage control loop to be able to use it for further simulation. The optimization
of the voltage controller is not part of this thesis.
5.3 Simulating the Voltage Loop
First, the voltage control loop is simulated with a constant of 12 instead of the current
circuit. The parameters shown in table 5.3.1 are used. The simulink model is imple-
mented according to figure 5.2.1.
The simulation results are shown in figure 5.3.1. As the reference voltage Ure f , a
L 80 ·10−6 H V 150 V
C 1.2 mF R0 400Ω
ω1 1000 ω2 3000
Table 5.3.1 Parameters for simulation of the voltage loop.
step from 0 V to 5 V has been chosen. No load is connected to the output. Figure
5.3.1 shows the reference voltage Ure f and the output voltage Uout in its lower part.
The output voltage settles at the value of the reference voltage in steady state with
a settling time of ts = 3.6 ms. It needs a rising time of tr = 0.45 ms. The overshoot
of the output voltage is approximately 16% of the reference voltage. For real appli-
cation this overshoot is too high, but for this thesis it is sufficient to have a stable
behaviour. The dynamics could be optimized by, for example, increasing the differ-
ence ω2−ω1. This would increase the phase margin of the voltage control loop. The
Damping inchreases when the phase margin inchreases [Wer09]. Thus, increasing the
difference ω2−ω1 would lead to a smaller overshoot. However, this is not part of the
thesis.
For further simulations the reference voltage should be restricted to a maximum
value, so that the output voltage in spite of its overshoot does not exceed the bridge
voltage E . This is because the switch circuit only works properly for output volt-
ages smaller than the bridge voltage. Also, the dynamics of the output voltage might
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change, when a load is connected to the output of the switch circuit.
The upper part of figure 5.3.1 shows the reference current of the switch circuit and
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Figure 5.3.1 Simulation result to a step on the voltage loop.
its inductor current. Since the switch circuit is substituted with a constant of 12 for
this simulation for reasons mentioned above, the inductor current is always half the
reference current. The reference current has an overshoot of 36 A when the step of
5 V of the reference voltage occurs and settles at zero current again after 3.5 ms. This
is as well too high for real applications, but for this thesis sufficient. By choosing ω2
smaller, the overshoot in the reference current should decrease.
According to this simulation, the voltage control loop is stable.
5.4 Simulating the Voltage Loop Including the Current
Circuit
Now the current circuit according to section 4.6 is added to the voltage control loop.
In the model as shown in figure 5.2.1, the constant 12 is exchanged with the model of
the current circuit. The Simulink model is shown in figure 5.4.1.
I_ref
I
LOAD
current circuit
I_ref
U
I
U_ref
U_out
[u_a]
Transfer Fcn1
T3.s+1
T1.s
Integrator
1
s
1/R
Gain1
1/C
Gain
1/R0
Figure 5.4.1 Simulink model for the voltage loop including the model for the current circuit.
The parameters used for simulating the outer voltage loop are again those from
table 5.3.1. For the current circuit, the hysteresis is set to ε = 2. In figure 5.2.1, a load
R is connected to the output of the switch circuit. For this simulation though, no load
is connected to the output (R→ ∞).
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Figure 5.4.2 Simulation results for the voltage loop including the model for the current cir-
cuit.
Figure 5.4.2 shows the simulation results. The dynamic behavior is similar to that
with a constant instead of the current circuit. The reference current, shown in the
upper part of the figure, has an overshoot of ca. 36 A when the step in the refer-
ence voltage occurs. It settles down to zero after ca. 2.54 ms, when the output and
reference voltages are approximately equal. As expected, the output current of the
circuit, which is the inductor current I, is sawtooth shaped having a maximum value
of the reference current plus the hysteresis. The lower part of figure 5.4.2 shows the
output and reference voltage. As a reference voltage, a step to 5 V is applied to the
voltage loop. The output voltage settles down after ts = 3.8 ms. The rise time here is
tr = 0.42 ms and the overshoot is ca. 17% of the reference voltage. All of that is is
comparable to section 5.3.
This means, that even with the current circuit included, the behavior of the voltage
control loop is stable and sufficient for this thesis.
5.5 Simulating the Voltage Loop with a DC-motor as Load
After doing a basic dimensioning of the voltage control loop and testing it with the
current circuit, a DC-motor is added to the output as a load. Figure 5.5.1 shows the
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motor speed
motor current
current circuit
I_ref
U
I
U_ref
U_out
[u_a]
Transfer Fcn1
T3.s+1
T1.s
Motor
U_Motor
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omega_Motor
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1
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Figure 5.5.1 Simulink model for the voltage loop including the model for the current circuit.
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model used in Simulink for the simulation. The model of the DC-motor is that devel-
oped in section 3.
The parameters used for the simulation are the same as in the previous sections.
For the motor, the parameters used are those from section 3. The input signal to the
voltage loop is a pulse signal with an amplitude of 5 V and a period of 0.03 sec. At
0.02 seconds, a load step of 5 Nm is applied to the motor This is a very big torque
for the used motor, but it helps to emphasize the effect of a torque applied to the DC-
motor. The results of the simulation are shown in figure 5.5.2. This figure shows the
reference current and output current of the switch circuit in its first, most upper part
and the reference voltage and output voltage of the voltage control loop in its second
part. Furthermore, it shows the current and the speed of the DC-motor.
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Figure 5.5.2 Simulation results for the voltage loop including the model for the current cir-
cuit with a dc motor as load.
It can be seen in figure 5.5.2, that the behavior of the motor is similar as in section
3 for each pulse, also for a negative input voltage. When the sign of the reference
voltage changes, the reference current of the current circuit has an overshoot, since
the output voltage has to be adjusted to the reference voltage. Because of the tuning of
the voltage controller in section 5.2, the output voltage does not follow the reference
voltage immediately, as already seen in the previous section. Since the output voltage
Uout of the sinus switch changes a lot slower than its reference voltage, the motor
current does not have as high peaks as the reference current. However, it can be seen
that the motor current rises when the voltage pulse is positive. This is described by
equation (3.2.7). According to equations (3.2.8) and (3.2.6), the motor speed results
from the motor currents from integration.
The load step applied to the motor decreases the speed of the motor (equation (3.2.8))
and therefore increases the motor current (equations (3.2.5) and (3.2.7)). In order to
keep the voltage at the desired value, the voltage controller increases the reference
current for the switch circuit.
Simulating the voltage control loop including the current circuit with a DC-motor
as a load leads to the expected behavior of the motor.
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6. Adding a Slave Circuit
In the previous section, a single current circuit has been used to provide the load at
the output with voltage and current. The switching frequency of the transistors in the
transistor half-bridge changes with the output voltage and the reference current. The
optimal range for this switching frequency is between 10 and 20 kHz [Jön09], which
limits the power range that can be used. To extend those limits, several switch circuits
can be connected in parallel. Each switch circuit connected in parallel increases the
output current, whereas the switching frequency of each transistor can be kept in the
limits of 10 and 20 kHz.
This chapter describes how a second current circuit is connected in parallel with
the one described in section 4. A time shift between the two inductor currents is im-
plemented, which can reduce the ripple of the output voltage. Furthermore, a method
to synchronize these two inductor currents for all voltage and current combinations
is introduced. Also, the effect of non-exact synchronization and inequal inductances
are analyzed in this section.
6.1 The Slave Circuit
The slave switch circuit is connected in parallel to the master switch circuit as shown
in 6.1.1.
Ire f
I
E1
E1
E2
E2
+V
+V
+V
−V
−V
−V Uout
P1current
voltage
voltage
comparator
comparator
comparator
Figure 6.1.1 The switch circuit with a master and a slave module in parallel.[Jön05]
Slave and master module consist of identical components, which are those from
section 4. They are comprised of a transistor half-bridge connected to ±V and a in-
ductor delivering current to the output. By connecting the two modules in parallel
as shown in figure 6.1.1, the inductor currents of both modules add up to an output
current. Both parallel modules share a common pair of capacitors, also connected to
±V . Those capacitors are the same as in sections 2 and 5.
The modules get the same switch-off signal for the transistors from the current com-
paraor, but the switch-on signal is given individually for each module by the volt-
age comparators. Similar to the previous section, the master and slave module get a
switch-off signal for their transistors, when the inductor current of the master circuit
reaches its reference value, shown as signal P1 in figure 6.1.1. The switch-on signal
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is generated by the voltage comparator of each module when its inductor current goes
through zero.
Figure 6.1.2 The switch circuit with a master and a slave module in parallel modeled in
Simulink.
Figure 6.1.2 shows how the switch circuit including master and slave module is
modelled in Simulink. The basis for this is the model for the current circuit from
section 4.6 as seen in figure 4.6.1. The part taking the reference current and the in-
ductor current of the master module as an input and having the signal P1 as an output
represents the current comparator. It determines whether the inductor current of the
master module is equal to the reference current and outputs this information as the
signal P1. Both master and slave module use this signal. Everything in 4.6.1 except
the current comparator part is copied to make up the master and the slave module.
The inductor currents of those two modules, the master and slave current, are then
added together with the load current. This total output current is then integrated by
a capacitance that equals the combined value of the two output capacitances shown
in figure 6.1.1. According to section 2.2 they can be merged to one capacitance. The
integration of the output current by the capacitance leads to the output voltage Uout .
As seen in figure 6.1.2, the master module is operated in a closed-loop system,
since its inductor current is fed back through the current comparator. The feedback
results in a stable operation of the master module. The slave module in contrast does
not have a feedback. It takes the output of the current comparator as a switching
signal. Therefore, the slave module operates in open-loop.
Simulation with the Slave Circuit
For testing its functioning, the described model is simulated with a constant reference
current of Ire f = 1 A. No internal feedback of the output voltage Uout is used, to show
the effect of a slave module in parallel to the master module. The voltage used by
master and slave module is set to a constant value of U = 110 V instead of feeding
back the output voltage. Since there is no load connected, the load current here is
zero. The value of the hysteresis is set to ε = 0.001.
Figure 6.1.3 shows the switching signal P1 in the upper part, the master current in
the middle part and the slave current in the lower part. It can be seen, that master and
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slave current have the same shape. The pulse P1 triggers both to change from positive
to negative slope. The slope of the master and slave current is changed internally
by the modules themselves when the currents reach zero. This models the individual
voltage comparators.
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Figure 6.1.3 The switch-off signal P1 and the currents of the switch circuit’s master and
slave module.
Since there is no internal voltage feedback and no load connected to the switch
circuit, the voltage rises linearly with a constant reference current. The output voltage
is shown in figure 6.1.4, when only the master module is active and when master
and slave module are active. It can be seen, that the output voltage is higher for the
second case although the reference current is the same for both cases. in both cases,
the voltages are not smooth, but contain a ripple. This is due to the fact, that the
current integrated by the conductor is not constant, but triangular shaped.
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Figure 6.1.4 Output voltages of the switch circuit with only master module and with master
and slave module.
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6.2 Time Shift for the Slave Circuit
The inductor currents of the master and slave module are triangular shaped. With the
setup described in section 6.1, both currents are in phase, i.e., they reach the reference
current and zero at the same time. This leads to a higher output voltage as in the case
without the slave module. Since the two inductor currents and also the total current
are triangular shaped, the output voltage will not be smoth but contain a ripple, see
section 6.1.
The slave circuit can also be used to reduce the ripple of the output voltage
[Jön05]. To do so, a time delay is introduced between the inductor currents of the
master and the slave in such a way, that the maximum of the slave current is half
way between two maxima of the master current in the case of one slave module. This
corresponds to a time shift of half a switch cycle. Figure 6.2.1 shows the principle of
this Idea.
IMaster
ISlave
Itotal
t
t
P1P1 P5P5P5
tdelay
Figure 6.2.1 Time shifted currents of master and slave module and the total current.
The solid line in the upper part of figure 6.2.1 is the master modules current and
the broken line the slave modules time shifted current. The arrows pointing on the
tops of the currents indicate when a falling edge of the respective switch-off signal P1
or P5 occurs. The signal P5 is the switch-off signal for the time-shifted slave current,
which is generated from P1. Adding up the two currents gives a total current as shown
in the lower part of figure 6.2.1. The total current is not smooth, but the amplitude is
smaller than in the case without a slave module. Integrating this current through the
conductor then leads to less ripple compared to the case with only a master module.
The Time Shift
A time shift between the two inductor currents as described above can be obtained
by a time shift between the switch-off signals P1 and P5 for the master and the slave
module [Jön05]. The master module still gets the switch-off signal P1 as before. The
slave module now receives the signal P5, which is derived from the signal P1 by
time-shifting it half a switch cycle. Figure 6.2.2 shows how this time-shift is done by
using a digital circuit.
An XOR inverts the signal P1 in case the reference current Ire f changes sign.
Then P1 is synchronized to a clock signal by a synchronizer. The synchronized signal
P1 resets a counter at every falling edge of the clock signal. Since the falling edge of
P1 falls together with the time that the inductor current reaches the reference current
Ire f , this counter counts the time for one switch cycle. The pulse P1 rises again at the
next time instance. On this rising edge, the value of the counter is stored in a buffer.
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Figure 6.2.2 Time shifting the turn-off signal for the slave module. [Jön05]
That way the value of the time for one switch cycle is stored in the buffer. A decoder
generates the time value for the time-shift from the time for one switch cycle stored in
the buffer. In the case of only one slave circuit, the buffer value is divided by two, so
that the output of the decoder is the time for half a switch cycle. A comparator takes
this value and compares it to the actual counter value. The falling edge of the pulse
P5 is given out by the comparator when the counter value is equal to the value for
half the switch cycle. This signal is the time-shifted switch-off signal P5 for the slave
modules transistor that triggers the inductor current to change to a negative slope.
Simulink-Model for the Time Shift
The realization of the time shift as described in section 6.2 in Simulink is shown
in figure 6.2.3. To invert the signal P1 when the reference current Ire f is negative,
clock
1
z
1
z
1
z
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−0.75
P1 P5
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Clk
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detect
falling
edge
Buff_in
Buff_comp
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sign
synchronizer
counter
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comparator
pulse shaper
Figure 6.2.3 The time shift realized in Simulink
the sign of Ire f is multiplied with the signal P1 provided by the current compara-
tor (see section 6.1). To synchronize this signal, a zero-order-hold block provided
by Simulink is used. By discretizing the signal P1, it gets synchronized to a clock
running with the sample time used for the discretization. The digitalized and syn-
chronized signal P1 is connected to the reset input of a counter. The clock input of
the counter is connected to a clock with double the sample time as its period. Since
the counter counts upwards at every falling and rising edge of the clock signal, it
counts up one at every sampling instance. A falling edge of the synchronized signal
P1 resets the counter. That means, that one time step before it gets reset, the output is
the the time for a cycle of the master current.
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The falling edge of the synchronized P1 also triggers the buffer to store the value con-
nected to its upper input. Because of the unit delay block between counter and buffer,
this is the counter value at the previous time instant. At the time step the falling edge
of the synchronized P1 occurs, the counter gets reset to zero. So the value at the time
instance before that is the counted time for the switch cycle.
The buffer outputs the time for one switch cycle. This output value is multiplied
by 0.5, which represents the decoder. The decoded value is then compared with the
counter value of the previous time instance. This is because the input value of the
buffer also contains a delay of one time instance. Like this, the two values compared
by the comparator originate from the same time point. The comparator determines
whether its two input values are equal. If they are, then the comparator gives out a ′1′.
At the next time step the comparators output changes back to zero. This causes the
switch behind the comparator to change its value from 0.75 to −0.75 and back. The
output of this switch is the signal P1 time shifted half the time of the switch cycle,
giving the signal P5. But this signal is still a discrete signal with the sampling time
that was used for the synchronization of P1. To transform the signal P5 back into the
continuous domain, a unit delay together with a rate transition block is used [Inc09].
The continuous signal P5 is then multiplied by the sign of the reference current to
assure a correct signal for the slave module also for negative reference currents.
This signal P5 is used as a switching signal for the slave module, similar as P1 is
the switching signal for the master module. It triggers the slave current to change its
slope from positive to negative half way between the peaks of the master current.
Simulation of the Time Shifted Slave Current
To simulate the time-shifted slave current described above, the simulation model from
figure 6.1.2 is extended by the time-shifting model in figure 6.2.3. The output of the
current comparator in figure 6.1.2 is connected to the input of the time-shifted model
in figure 6.2.3. The output of the time-shifted model is then connected to the upper
part of the slave module in figure 6.1.2. The parameters used for the simulation are the
same as in section 6.1. The reference current is positive and constant and a constant,
positive voltage U is used instead of internal feedback of the output voltage.
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Figure 6.2.4 Switching signals P1 and P5 and master and slave currents of the switch circuit
with time shifted slave current.
Figure 6.2.4 shows the simulation results. The upper part shown the switching
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signal P1 and its time shifted version P5. It can be seen, that the pulses P5 are approx-
imately half way between two pulses P1. Due to numerical reasons, P5 is not always
exactly in the middle between two P1 pulses.
The slave module is activated after 5 ·10−6 seconds. Since the start of the slave cur-
rent is not half way between two points where the master current hits zero, it changes
slope from positive to negative before it reaches the reference current. But the slave
current synchronizes itself to reach the reference current and change its slope half
way between two maxima of the master current.
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Figure 6.2.5 Output voltages of the switch circuit with time shifted slave current.
Figure 6.2.5 shows the output voltage, which is again linearly rising due to a
constant reference current (compare to section 6.1). Compared to the output voltage
when the slave current is not time shifted (figure 6.1.4), one can see that the ripple
seems to be less now, as was intended for the time shifted slave current.
6.3 Synchronizing the Slave Circuit
This section treats the synchronization of the slave current.
Why Synchronization is necessary
As mentioned in section 6.1, the slave module is operated in open-loop. Hence, it is
not necessarily stable during all operations and needs to be stabilized through syn-
chronization.
Figure 6.3.1 [Jön88] shows the optimal slave current as a continuous line and the
non-synchronized current as a dashed line. It can be seen, that a time error t1 in the
switching at zero current results in an error ∆I for the slave current. This current error
again leads to an error t2 when the current reaches zero the next time. Depending
on the slopes of the current-triangles, the non-synchronized current either stabilizes
itself or is instable. The current error ∆I dependent on the time errors t1 and t2 is
[Jön88]:
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Figure 6.3.1 a) optimal slave current (continuous line) and non-synchronized slave current
(dashed line); b) Zoom
∆I = E−U
L
· t1
−∆I = −E−U
L
· t2
This can be derived from geometry in figure 6.3.1, where the slopes of the triangles
are E−UL for the rising slope and
E+U
L for the falling slope.
Eliminating the current error ∆I in the equations above leads to:
t1 =
E−U
E +U
· t2 (6.3.1)
In order to see how the error of the slave current in comparison to its optimal shape
develops over time, equation (6.3.1) is examined for three different cases of the volt-
age U .
• U = 0: The time errors are equal t1 = t2. That means the time error stays the
same and the current error ∆I oscillates between a negative and a positive value,
while keeping the same amplitude.
• U > 0: it is E−UE+U < 1 and hence t2 < t1. Therefore, both time error and current
error get smaller over time, so that the slave circuit stabilizes itself.
• U < 0: it is E−UE+U > 1 and therefore t2 > t1. Since the time error grows over
time, the slave circuit does not synchronize itself in this operating condition
and must thus be stabilized.
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In all the cases, it is assumed that the reference current is positive. With a motor as
a load, this would correspond to motoring mode when U > 0 and to regenerative
mode when U < 0 [Jön88]. In motoring mode, the switch circuit delivers power to
the motor. In regenerative mode, the switch circuit receives power from the motor.
The latter is the unstable mode that needs to be synchronized.
The Synchronization
The time error t2 can be eliminated, if the down-slope of the slave current starts ∆t
earlier [Jön88], see figure 6.3.1 b). Then, the down-slope of the slave current coin-
cides with the down-slope of its optimal shape. The time ∆t, that the down slope has
to start earlier, can be calculated in dependence of the time error t1:
∆t = E−U
2E
· t1 (6.3.2)
The signal P5 triggers the slave current to change its slope from positive to negative.
With the introduces time-shift, this happens half way between two peaks of the master
current. In order to synchronize the slave current, the switching signal P5 is moved
by ∆t from its original position, so that its down-slope falls together with the optimal
down-slope.
In order to calculate the adjustment time ∆t as given in equation (6.3.2), the time
error t1 between the optimal shape of the inductor current in the slave circuit and the
actual inductor current is needed. In reality this time can be measured by detecting
the rise of the bridge voltage when master and slave current pass zero.
To simulate the measurements of this time, the bridge voltages of the master and slave
module and the switching signal P1 are used. Using P1, half the time for one cycle of
the master current is determined. The bridge voltage is then used to calculate the time
difference between the zero crossings of the master current and those of the actual
slave current. Subtracting this from half the cycle time gives the time error t1. A block
diagram of this calculation can be seen in figure 6.3.2. The Counter 1 starts counting
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Figure 6.3.2 Calculating the time error t1 for the synchronization
when the signal P1 triggers the master current to change slope. At each falling edge of
P1, the counter value of the previous time point is saved in buffer 1, which is the cycle
time. The output of the buffer is multiplied by 12 , so that x is half the cycle time. In
the optimal case, the slave current should hit zero half way between two time points
that the master current hits zero. The difference between the times that master and
slave module go to zero in the optimal case is thus x.
The rising edge of the bridge voltage in the master circuit EMaster starts the counter 2.
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Its value is saved in buffer 2 at the rising edge of the bridge voltage in the slave circuit
ESlave. Thus the buffer 2 saves the time difference t ′1 between the master current and
the actual slave current passing zero. This time difference subtracted from half the
cycle time x gives the time error t1.
The signals used to calculate t1 have to change sign in case the reference current Ire f
is negative.
Simulation of the Synchronization
The synchronization part is added to the discretized part of the Simulink model,
which so far consists of the time-shifting model.
As described above, the time ∆t is subtracted from the precalculated value of the
time, that the signal P5 should trigger the slave current to change slope. The equation
(6.3.2) is implemented in Simulink as seen in figure 6.3.3.
Figure 6.3.3 The Simulink model for equation (6.3.2)
The time error t1 can be determined according to figure 6.3.2, as described above.
The implementation in Simulink is shown in figure 6.3.4. The figure does not show
how the sign of the input signals is changed when the reference signal is negative.
This is done by multiplying every input signal by the sign of the reference current.
Figure 6.3.4 Calculating the time error t1 according to figure 6.3.2
The output of the model in figure 6.3.4, which is the time error t1, is the lowest
input of the model in figure 6.3.3. The output of the model in this figure is the time ∆t.
The signal for ∆t is an input to the time-shifting model in figure 6.2.3. It is subtracted
from the calculated time for the time-shift, which is the output of the 0.5-block after
the buffer.
In order to test the synchronization algorithm, the master and slave circuits are
simulated without the voltage control loop.
The reference current is chosen to Ire f = 1 A and the voltage has been set constant to
U = −110 V instead of internal feedback of the output voltage. The constant for the
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hysteresis has been set to ε = 0.001.
The slave circuit is started arbitrarily at the time 5 · 10−6 seconds. Simulating the
current circuit including master and slave circuit in the unstable mode without syn-
chronization leads to a non-synchronized behavior, as shown in figure 6.3.5. The start
of the slave circuit at an arbitrary time point leads to the first time error t1, which re-
sults in an error of the peak value of the current. This leads to further time and current
errors in the slave current, which do not synchronize themselves.
When the synchronization is added as described above, the slave current gets
synchronized as shown in figure 6.3.6. The peaks of the slave current are again half
way between two peaks of the master current.
It should be noted, that the synchronization does not work well anymore, when
the reference current is in the range of the hysteresis. But since the slave module is, as
described later, only supposed to be used for bigger currents, only the master module
is active when the reference current is close to zero. Therefore, synchronizing the
slave current close to zero reference current in the range of the hysteresis constant
can be neglected.
6.4 A Synchronization Algorithm Depending on Times
The algorithm for synchronizing the slave current to the current of the master circuit
as described needs the bridge voltage E of the master current and the the output volt-
age Uout to be available. In this section, an algorithm is presented, that uses measured
times instead of voltages.
The times for the rising and falling slope T1 and T2 are used as well as the time
error t1 to calculate ∆t. With geometry, the following equations can be derived with
the help of figure 6.4.1:
I0 + ∆I
I0
=
T2 + ∆t
T2
(6.4.1)
I0 + ∆I
I0
=
T1−∆t + t1
T1
(6.4.2)
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Figure 6.3.5 Switching Signals P1 and P5; reference current, master current and slave current
unsynchronized
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Figure 6.3.6 Switching Signals P1 and P5; reference current, master current and slave current
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Figure 6.4.1 Alternative method to synchronize the slave current
They can be solved to:
∆t = t1 ·
T2
T1 + T2
(6.4.3)
In the Simulink model, this is implemented as shown in figure 6.4.2. The times T1,
T2 and t1 are calculated by the simulation as before. The time ∆t is added to the
calculated time for the pulse P5 as in section 6.3.
Figure 6.4.2 Alternative algorithm to synchronize the slave current.
The simulation results of this synchronization are the same as in section 6.3. For
further simulations, this algorithm is preferred.
6.5 Activation of the slave circuit
This section describes, how the activation and deactivation of the slave module is
done. Furthermore, a method to activate the slave module synchronized to the optimal
case is implemented in the simulation.
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Activation Depending on Frequency
In order to keep the switching frequency of the transistors in the sinus switch in a
certain limit, the slave module should be activated when he frequency of the master
current falls under 10 kHz and deactivated when the frequency rises over 20 kHz.
For the purpose of simulations without internal feedback of the output voltage, the
easier case that the slave module is activated when the frequency is under a certain
value fact and deactivated when it is over this value is considered first. To be able
to implement this in the simulation, the frequency of the master current has to be
determined. For this, the calculation of the time for one cycle of the master current,
which is already implemented for the calculation of the time t1 (see section 6.3), can
be used. The cycle time is inverted and divided by 1 ·103 to get the frequency in kHz.
This frequency is then used to determine if the slave circuit should be active. The
realization of this in Simulink is shown in figure 6.5.1.
Figure 6.5.1 Part of the model that activates the slave circuit depending on the frequency of
the master current
If the frequency of the master current is bigger than the activation frequency fact ,
then the leftmost switch gives out ′0′ and when the frequency is smaller than fact ,
then the same switch gives out a ′1′. An additional block gives out ′1′ after a certain
time has passed. Those two signals are added. If the frequency of the master current
is smaller than fact and the predetermined time has passed, the output of the addition
is ′2′. Only then should the slave circuit be activated. Therefore, another switch sets
its output to ′1′ if this addition is greater than 1.5 and to ′0′ otherwise. So the output
of this second switch is ′1′, when a desired time has passed and the frequency of the
master current has fallen under a certain value. This is the enable signal for the slave
circuit.
This enable signal is then passed to the slave circuit. When it changes from zero
to one, it resets the integrator modeling the inductance, so that the inductor current
starts from zero. Furthermore, the enable signal enables the inductor current to be
unequal to zero while it is ′1′. When it falls back to zero, the slave current is set
to ′0′. The signal P5 for the slave circuit is also calculated while the slave circuit
is not running, so that it can be used for further calculations, for example for the
synchronized switch-on of the slave circuit.
Synchronized Activation using P5
The idea of synchronized activation of the slave current [Jön05] is to start the slave
module at that time point, that the optimal slave current would cross zero. The block
model in figure 6.5.2 shows the method used.
A counter counts the time between two pulses P5. This time is compared to the
time T2 of the master current (see figure 6.3.1). The comparator gives out a pulse,
when the clock value is equal to the time T2. By setting the comparator output to
′1′ at the time T2 after the the last pulse P5, the slave module gets switched on or
off when its current would optimally get zero. This is because the time T2 is the
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Figure 6.5.2 Synchronizing the start of the slave circuit, from [Jön05]
time the inductor current needs to fall from its peak value to zero. The output of the
comparator is connected to the clock input of a D-Flip-Flop and the enable signal
from the subsection 6.5 is connected to the data input. The output Q of the flip-flop
is changing to one, when the enable signal as well as the synchronization signal is
one. If the enable signal is zero, then the output of the flip-flop changes back to zero
again when the synchronizing signal gets one. With this, the turn-on and turn-off of
the slave circuit is synchronized to the synchronization signal.
The synchronized starting of the slave current is implemented in Simulink as seen
in figure 6.5.3. The output signal seen in this figure is connected to the clock input of
a D-flip-flop. The data input of that flip-flop is connected to the enable signal from
figure 6.5.1. A D-flip-flop block is available in Simulink. The output of the flip-flop
is the new enable signal for the slave module.
Figure 6.5.3 Synchronizing the start of the slave circuit, modeled in Simulink
The time T2, which can be measured in the real circuit, can be calculated for the
simulation from the pulse P1 and the master circuit’s bridge voltage, as shown in
figure 6.5.4.
Figure 6.5.4 Calculating T2
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Due to, e.g. numerical errors because of the sampling and calculations errors, the
pulses P5 might not be at their optimal position. In this case, the calculated starting
point of the slave current is not the optimal starting point either which leads to a time
error in the slave current. Then, the described algorithm for synchronizing the time
error of the slave current should minimize this error.
Synchronized Activation using P1
By using the pulse P1 for calculating the synchronization pulse for the starting syn-
chronization of the slave circuit, the problem with imprecise pulses P5 can be avoided.
The slave current should optimally cross zero in the middle of a cycle of the master
current. This optimal point can be calculated to tact :
tact = T2 +
T1 + T2
2
=
1
2
T1 +
3
2
T2
This is the optimal starting time for the slave current with respect to the last pulse of
P1. It can be seen in figure 6.5.5, that this optimal time is the time T2 plus half the
cycle time after the pulse P1 occurs.
Master current
Optimal slave current
t
T1 T2 cycle
optimal P5 P1
U > 0
Iref > 0
Figure 6.5.5 Synchronizing the start of the slave circuit, alternative model in Simulink
This activation is implemented in Simulink as shown in figure 6.5.6. The time
T2 is calculated like in figure 6.5.4. The time T1 is calculated in a similar way by
exchanging the signals P1 and the master modules bridge voltage EMaster.
Figure 6.5.6 Synchronizing the start of the slave circuit, alternative model in Simulink
This algorithm for synchronized activation is allowing the slave module to only
start synchronized with the optimal shape of the slave current.
6.6 Switching Between Master and Slave Module
According to [Jön05], the switching frequency of the modules should be between
10 kHz and 20 kHz. When the frequency of the master module’s inductor current
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drops under 10 kHz, the slave module is supposed to be activated. In closed-loop
with a voltage controller, the reference current will drop in this case, since the out-
put voltage is held at the reference value by the voltage controller. Consequently,
the frequency rises to its double value 20 kHz and decrease as the reference current
increases. When it decreases again, the slave is deactivated when the frequency of
IMaster falls under 20 kHz.
Here, only the activation and deactivation of one slave module is observed. The cases
when the frequency of the master current for activated slave falls under 10 kHz and
when this frequency goes over 20 kHz for deactivated slave is neglected.
The Frequency of the Master Current
The frequency of the master current can be calculated dependent on the output voltage
and the reference current of the switch circuit. Figure 6.6.1 shows a sketch for one
cycle of the master current.
IMaster
I0
T1 T2
t
Figure 6.6.1 Sketch of one cycle of the master module’s inductor current
In general, the voltage over the inductor of the master module is:
UL(t) = L ·
dIL(t)
dt
The voltage UL(t) is the voltage over the inductor and the current IL(t) is flowing
through the inductor.
For a constant voltage, the inductor current is rising linearly [KSW00]. The slope
of the rising current can hence generally be expressed as the following:
dIL
dt =
UL
L
.
Comparing to figure 6.6.1, the rising slope of the inductor current can be ex-
pressed as:
I0
T1
=
E−U
L
, (6.6.1)
since the voltage over the inductor is the difference between the bridge voltage and
the output voltage. The bridge voltage is positive when the slope is rising. For a
falling slope, the bridge voltage is negative:
I0
T2
= −
(−E−U)
L
=
(E +U)
L
. (6.6.2)
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By solving equations (6.6.1) and (6.6.2) for T1 and T2 respectively, the cycle time
can be calculated:
T = T1 + T2 =
L
E−U
· I0 +
L
E +U
· I0
=
2E
E2−U2
·LI0.
The frequency of the master current is the inverse of the cycle time T :
fM = 1T =
E
2 ·L · I0
·
(
1−
(
U
E
)2)
(6.6.3)
Figure 6.6.2 shows the level curves for fM = 20 kHz and fM = 10 Hz dependent
on the reference current and the output voltage of the sinus switch circuit. The level
curves are plotted according to formula (6.6.3) with the same values for the parame-
ters as for the simulation in section 6.7.
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Figure 6.6.2 Level curves of the master current’s frequency fM for 10 and 20 kHz
The desired operation range for the frequency of the transistors is between the
level curves in figure 6.6.2. Frequencies higher than 20 kHz are not examined in this
thesis. Important is, that the slave module is activated when the frequency of the
master current drops to 10 kHz, so that the switching frequency of the master and
slave module stays in the range of 10 and 20 kHz.
6.7 Simulation of the model
In this section, the simulation results of the model so far are shown. This includes
a master and slave current circuit, where the current of the slave circuit is shifted
as described in the sections above. For the synchronization algorithm, the one from
section 6.4, that uses times instead of voltages, is used. To start the slave circuit, the
methods described in section 6.5 are used.
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Current Circuit
First, only the sinus switch circuit is simulated without the voltage control loop. Fig-
ure 6.7.1 shows the results for a simulation using a constant voltage of 10 V for the
master and slave circuit instead of internal feedback of the output voltage. The hys-
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Figure 6.7.1 Switching signals; reference, master and slave current without internal voltage
feedback
teresis constant is chosen to ε = 0.001 and the slave module is switched on, when
the frequency of the master current drops under f = 20 kHz. The reference current,
as seen in figure 6.7.1, is a slope starting at 100 A and ending at −100 A. The slave
current gets time shifted to have its maximum half way between two maxima of the
master current. For both negative and positive currents, the slave current gets syn-
chronized correctly. It gets deactivated for lower reference currents, i.e. when the
master currents frequency is higher than the preset 20 kHz.
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Figure 6.7.2 reference, master and slave current without internal voltage feedback and out-
put voltage Uout
With internal feedback of the output voltage, the reference current has to be cho-
sen differently. Master and slave module can only work correctly, when Uout < V .
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Therefore, the reference current has to be chosen in such a way, that the output volt-
age does not go over the value ±V for the bridge voltage. For testing purposes, a
sinusoidal signal is chosen as a reference current. Although in this thesis a DC-motor
is used as a load, in general the switch circuit is supposed to work with AC induc-
tion motors, which have sinusoidal current and voltage. Hence, sinusoidal signals are
tested in the simulation. A load helps further to keep the voltage from getting too
high. Here, a resistor of 0.5Ω has been connected to the output of the switch circuit
as a load. The results can be seen in figure 6.7.2. The hysteresis constant has again
been chosen to ε = 0.001. The slave module is active when the master modules in-
ductor current has a frequency lower than f = 20kHz.
As shown in figure 6.7.2, the slave current gets synchronized to the master current
for both negative and positive currents. Around the zero crossing of the reference
current, the frequency of the master current gets very high. To reduce this switching
frequency, the hysteresis can be increased.
The output voltage U is shown in the lower part of figure 6.7.2. Together with the out-
put voltage, two other voltage curves are plotted. The red curve is the voltage after
the conductor, when the switch circuit is substituted by the constant 1. If the switch
circuit is instead substituted by the constant 12 , the output of the capacitor results in a
voltage shown by the green curve. With half the reference current, the amplitude of
the voltage is only half as big as with the full reference current. It can be seen, that
the output voltage Uout follows the lower curve as long as only the master module is
active and the upper curve while the slave module is active. So activating the slave
circuit results not only in reduced ripple, but also in doubled output effect.
The Voltage Loop Including the DC-motor
In this simulation, the sinus switch circuit is used together with the voltage control
loop loop. The DC-motor from section 3 is used as a load. This simulation is done
with a load of 100 Nm is connected to the motor during the first 0.01 seconds. After
that, the motor load is set to zero. The frequencies ω1 and ω2 for the voltage controller
are chosen to ω1 = 1000 and ω2 = 3000 (see section 5.2). The reference voltage is
chosen to be sinusoidal with an amplitude of 50V . It should be noted, that the param-
eters chosen for the simulation might not be realistic, but sufficient for the purpose
of this simulation. Furthermore, sinusoidal curves are used for this simulation, since
the sinus switch is supposed to work with AC motors.
For the switch circuit, the inductances of master and slave circuit are as is previous
sections 80 µH , and the capacitor value has been set to 1.2 mF . The bridge voltage
has been chosen to 187.5 V , so that a voltage of 150 V equals 80% of the bridge
voltage.
Figure 6.7.3 shows the reference voltage Ure f and the output voltage Uout of the volt-
age loop in its first part. The second part of the picture shows the reference current
Ire f set to the switch circuit by the voltage controller and the output current Iout of
the switch circuit. The output current Iout is the addition of master and slave current.
The inductor currents IMaster and ISlave of the master and slave module are shown in
the third part of the figure. When the slave module is inactive, its inductor current
is shown as zero. The lowest part of figure 6.7.3 shows the frequency of the current
IMaster .
At the start of the simulation, only the master module is active. As the reference
current rises, the frequency of the master current IMaster decreases. When it reaches
10 kHz, the slave circuit gets activated. Since the voltage controller is holding the
ouput voltage at the value given by the reference voltage, the referece current is
decreased. This results in an increase of the master current’s frequency. Once this
frequency exceeds 20 kHz, the slave module is tuned off again, which results in a
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increase of the reference current. While the slave module is active, the output current
Iout does not go down to zero anymore. This is due to the fact, that the output current
is the addition of the master and the time shifted slave current.
When the slave module is activated, there is a small error in the output voltage. This
is due to the fact, that the voltage controller should not be very fast. With a faster
voltage controller, the reference current would be decreased too much, so that the
frequency of the master current rises over 20 kHz immediately. As a result, the slave
circuit would switch itself off again. Then, the reference current would rise again to a
value, where the frequency of the master current is lower than 10 kHz, where the slave
module would get active again. This can cause oscillations of the output voltage. In
worst case, the system can loose stability with a too fast voltage controller.
Figure 6.6.2 can be compared to this simulation. In the simulation shown in figure
6.7.3, the slave module gets switched on when the output voltage is approximately
50 V and the current reaches a bit over 100 A. In figure 6.6.2, the level curve for
fM = 10 kHz is for Uout = 50 V approximately at Ire f = 110 A. In the simulation, the
reference current falls down to approximately 60 A after activating the slave module.
In figure 6.6.2, the level curve for fM = 20 kHz is at Uout = 50 V slightly lower as
Ire f = 60 A.
The motor used for the simulations has a rated voltage of 150 V (see section 3). It is
assumed that the rated operation of the motor is supposed to be at 0.8 ·E . Then, the
value of the bridge voltage is V = 187.5 V . Comparing this to figure 6.6.2 it can be
seen, that at Uout = 150 V the reference current for the switch circuit is between 20
and 40 A for 20 kHz < fM < 10 kHz.
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Figure 6.7.3 Voltages, currents and inductor frequency for simulation of the voltage con-
trolled switch circuit with a dc motor as a load
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In spite of the not realistic parameter assumptions, this simulation shows that
the sinus switch with the synchronization works as desired. Between 0.01 and 0.02
seconds, the reference voltage is negative while the reference current is positive. This
is the mode, where the slave current gets unstable without synchronization. With the
used synchronization however, the slave current is stable, as seen in figure 6.7.3.
Furthermore, this simulation shows that the slave module gets activated so that the
frequency of the master current does not fall under 10 kHz and the slave module
operated in the range between 10 and 20 kHz as desired.
6.8 Non-exact Synchronization
The synchronization algorithm as described in section 6.4 synchronizes the slave cur-
rent immediately, i.e. a time error in the slave circuits inductor current is set to zero
in one cycle of the inductor current. But because of e.g. numerical errors during the
calculation of ∆t it might happen, that the synchronization is done with a slightly dif-
ferent value. Also one might want that the synchronization is not done in one step and
therefore synchronize the slave current with a value different from ∆t. This and the
difference of exact and non-exace synchronization at the presence of measurement
noise is discussed in section 6.8.
In this section, the non-exact synchronization is described and its constraints are
examined. Figure 6.8.1 shows an outline of the master current, the synchronized and
unsynchronized slave current. The black, solid line is the master current. The blue,
dashed line shows the slave current in the case of optimal synchronization. This is
how the slave current should look like after synchronization. The green, solid line
shows the unsynchronized slave current. As an example, the slave current starts t1 to
early compared to the case of optimal synchronization. For exact synchronization as
in chapter 6.4, the slave current gets synchronized with ∆t and follows the optimal
case immediately. If non-exact synchronization is applied to the slave current, the
synchronization is done with α ·∆t instead of ∆t. In the case shown in figure 6.8.1,
it is 0 < α < 1 in (a) and α > 1 in (b). The synchronized current following from
that is shown as a red, solid line. It reaches zero with a time error t3 compared to the
optimal case. This time error depends on the value of α . The error in the current peak
between the optimal case and the case of non-exact synchronization is ∆I′.
In oder to observe constraints for this non-exact synchronization, an expression
for t3 dependent on T1, T2, t1 and α is developed. It is observed, for which cases the
non-exact synchronization is stable. It is stable, if the time error t3 goes to zero.
From figure 6.8.1 it can be calculated with geometry that:
I0 + ∆I′
I0
=
t3 + T2 + α ·∆t
T2
=
t1 + T1−α∆t
T1
.
Combined with equation (6.4.3), this results in:
t3 = (1−α) ·
T1
T2
· t1. (6.8.1)
With the help of this equation, the stability of the synchronization is observed for
different cases of T1, T2 and α . In section B, the detailed calculations are shown. In
table 6.8.1 , a Summary of the results is presented. The table shows the dependence
of the stability of the non-exact synchronization for a specific α on the rise- and fall
times T1 and T2 of the inductor current. Figure 6.8.2 shows the curve for T2T1 =
1
|1−α |
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(a) 0 < α < 1
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(b) α > 1
Figure 6.8.1 master current, optimal slave current, slave current for non-exact synchroniza-
tion, unsynchronized slave current
0 < α < 1 1 < α < 2 α > 2
T2 < T1
T2 < 1|1−α |T1 stable stable stable
1
|1−α |T1 < T2 < T1 unstable
T2 = T1 stable stable unstable
T2 > T1
1
|1−α |T1 < T2 < T1 stable stable unstable
T2 > 1|1−α |T1 unstable unstable
Table 6.8.1 Stability of non-exact synchronization depending on T1, T2 and α
over α . Comparing with table 6.8.1, it can be seen that the area where the non-exact
synchronization is stable is the area under the curve. For combinations of T1 and T2
that lie above the curve for a specific α , the non-exact synchronization is unstable.
The red, constant line in figure 6.8.2 shows T2T1 = 1 to make it easier to compare with
table 6.8.1.
Since the slopes of the inductor current changes with the voltage U , the times T1
and T2 also do. Therefore, the condition for the synchronization to get unstable in the
case of 0 < α < 2 can be recalculated in a condition for the voltage U (for details see
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Figure 6.8.2 Stability of non-exact synchronization depending on the rise- and fall times T1
and T2 of the inductor current
section B):
U
E
<
|1−α |−1
|1−α |+ 1
(6.8.2)
The right hand side of equation 6.8.2 is drawn over alpha in figure 6.8.3. Since equa-
tion 6.8.2 states for which voltages U the non-exact synchronization is unstable, the
areas under the curve in figure 6.8.3 correspond to the unstable case. The area over
the curve is, in contrast, the area for which non-exact synchronization is stable.
Figure 6.8.3 Stability of non-exact synchronization depending on the voltage U
For α = 0, the non-exact synchronization is unstable for UE < 0, which corre-
sponds to the unsynchronized case when the slave current is unstable for all fed back
output voltages smaller than zero. When α = 1, the slave current is stable for all
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voltages −U until the value of the bridge voltage E . This is the case of exact syn-
chronization. For all other values of α , the current gets unstable for voltages between
0 and −E , depending on the value of α . With non-exact synchronization, the range
of stable operation is reduced compared to the case of exact synchronization, as can
be seen in figure 6.8.3.
Effect of Measurement Noise
With the help of a simulation, the effect of noisy measurements on the times T1, T2
and t1 is investigated. Also, it is testet if it is possible to improve the synchronization
at the presence of noise by using α ·∆t instead of ∆t to synchronize the slave current.
One possible source of measurement noise could be because of an A/D-converter
that is assumed to be used in practic to convert the measured times T1, T2 and t1 into
discrete signals. In the simulation, the time is sampled, but the signal values are not
quantized. But in practice, an A/D-converter quantizes the signal values additional to
sampling the time, which leads to a quantization error depending on the resolution of
the A/D-converter. The quantization error of an A/D-converter is 1 LSB. Assuming
a resolution of 8bit leads to 1 LSB = 1256 = 0.0039. This is approximately an error of
0.4 % of the total operation range of the A/D-converter. To account for other unknown
noise factors, the simulation is done with approximately 1 % of the total operation
rance of the A/D-converter.
The maximum operation range of the assumed A/D-converter would in practice be
the maximum value of the signal to be converted. In this case, the maximum values
for T1 and T2 should determine the maximum operation range. The maximum value,
that both T1 and T2 can theoretically take is the value of the cycle time T = T1 + T2.
This is when either the up- or the downslope of the slave current takes the whole
cycle time T and the respective other slope takes place in zero seconds (compage e.g.
to figure 6.8.1). The cycle time, though, is dependent on the the reference current and
the voltage U , which is supposed to be the output voltage of the system. The up- and
downslope of the the synchronized slave current can be expressed in the following
way:
Ire f
T1
=
E−U
L
and Ire f
T2
=
E +U
L
.
From that, the cycle time T = T1 + T2 can be calculated to:
T = Ire f ·L ·
2E
E2−U2
.
From the last equation, it can be seen, that the cycle time T rises when the reference
current Ire f rises and when the voltage U approaches the value E of the bridge voltage.
According to the formula, the cycle time would get ifinitively big when U = E . But to
determine the maximum operation range of the A/D-converter, a finite upper bound
for T is necessary. If assuming, that not more than 99 % of the whole range for U from
zero to E are used, the maximum value for the voltage can be set to U = 0.99 ·E . For
the reference current Ire f = 10 A is assumed. The frequency of the inductor current
would then be f = 1T = 2.3 kHz, which is alot under the supposed minimum of 10 kHz
for the inductor current. The cycle time is then T = 4.28 · 10−4 seconds. As stated
above, 1% of this assumed maximum value for the cycle time is taken as an indication
for the amplitude of the measurement noise, which is T1% = 4.28 ·10−6.
Figure 6.8.4 shows the synchronization time ∆t corrupted by noise. This is be-
cause in the simulation, white noise with zero mean and a variance of 500 samples
are added to the calculeted times T1, T2 and t1. This leads approximately to an am-
plitude of 6 · 10−6 seconds of the noise on T1, T2 and t1. As seen in figure 6.8.4, this
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Figure 6.8.4 reference current, master current and slave current with exact and non-exact
synchronization.
results in noise with an amplitude of approximately 3 ·10−6 around the synchroniza-
tion time ∆t. That this is a little more than the calculated value does not matter for
the purpose here. The purpose of this section is to investigate if in general the slave
current gets less effected by measurement noise when using α ·∆t instead of ∆t for
the synchronization. Therefore, the exact value of the noise is unimportant here.
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Figure 6.8.5 reference current, master current and slave current with exact and non-exact
synchronization.
Figure 6.8.5 shows the results for this simulations. The upper part shows the mas-
ter and slave current with non-exact synchronization 0.4∆t and the lower part with
exact synchronization. As seen in the lower part of figure 6.8.5, the synchronization
of the slave current can get effected by corrupted time measurements. The peaks of
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the slave currents are no longer synchronized to the middle between two peaks of
the master current, but rather shifted away slightly from the middle. Additionally, the
peaks of the slave current dont reach the reference value exacty.
As can be seen comparing the upper part of figure 6.8.5 with the lower part, the
pattern of the currents looks more regular in the upper part. The peaks of the slave
current are still not exactly at the reference current plus hysteresis, but they are syn-
chronized to the middle between two peaks of the master current.
According to this simulation, there is a possibility improving the synchronization of
the slave current at the presence of measurement noise. However, further investiga-
tion of this is necessary to make a general statement.
Even if non-exact synchronization improves the synchronization when measure-
ment noise is present, it remains the drawback stated earlier in this section. The more
the factor α differs from 1, the less of the range 0 < U < E can be used to maintain
a stable synchronization.
6.9 Effect of Inaccurate Inductances
For all simulations in the previous section it was assumed, that the inductances for
the master and slave modules are exactly the same. However, this is not necessarily
the case. The inductances can differ with±5%. In this section, the effect of non-equal
inductances is analized both in theory and in simulation.
Effect on Slave Current
For analysis, it is assumed, that the inductance of the master module is slightly bigger
than the inductance of the salve circuit, so that LM > LS. The slope of the inductance
current is inversely proportional to the inductance. Therefore, the slope of the slave
current is bigger than the slope of the master current in the case of LM > LS. Figure
6.9.1 outlines the effect.
t1 T1 T2
∆I
∆t
Ierr
Ire f
I01
I02
t
IMaster
Islave,sync
Islave,sync,err
Islave,unsync,err
Figure 6.9.1 master current, optimal slave current, optimal slave current with LM > LS, un-
synchronized slave current with LM > LS
The black solid line shows the master current. The blue, dashed line shows the
slave current when it is synchronized and the inductances are LM = LS. This is used as
a reference to the case with unequal inductances. The synchronized slave current with
LM > LS is shown with a dashed, red line. Without changing the switching signal P5
for the slave module, the maximum slave current is higher in this case with unequal
inductances. The unsynchronized case LM > LS is shown with a solid, green line.
Exact synchronization is used here. The synchronization algorithm is adjusting the
time for the falling edge of the signal P5 to synchronize the slave current. Therefore,
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the slave current gets synchronized to the red, dashed line in figure 6.9.1. When the
slave current is synchronized, the times t1, T1 and T2 are the same as for the case with
equal inductances, but the amplitude of the triangular inductor current is slightly
higher.
The rising and falling slope of the slave current, when both inductances are equal
LM = LS, are:
I01
T1
=
E−U
LM
and I01
T2
=
E +U
LM
.
Since LM = LS, the master module’s inductance is used .
For the case of unequal inductances with LM > LS, the rising and falling slope of the
slave current is now dependent on LS:
I02
T1
=
E−U
LS
and I02
T2
=
E +U
LS
.
From this, the error between the peaks of the slave current with equal and unequal
inductances can be calculated for the synchronized case:
Ierr = I02− I01 =
E−U
LS
·T1−
E−U
LM
·T1
=
E−U
LM
·T1 ·
(
LM−LS
LS
)
= I01 ·
(
LM−LS
LS
)
.
It can be assumed, that the the maximum value of the synchronized slave current
for equal inductances I01 is equal to the reference current Ire f plus hysteresis. The
relative error of the inductance LM to the inductance LS is then equal to the the relative
error of the slave current’s peak value with LM = LS to the peak value with LM > LS:
δ I0 =
Ierr
Ire f
=
I02− Ire f
Ire f
=
LM−LS
LS
. (6.9.1)
The relative error of the inductances that can occur is assumed to be ±5%. Ac-
cording to equation (6.9.1), the maximum error δ I0 for the slave current’s peak value
is also ±5% for synchronized slave current.
The relative error of the slave currents peak value is also determined by simula-
tion. For that, the sinus switch circuit is simulated with a constant reference current
of Ire f = 50 A and a hysteresis constant of ε = 2. The output voltage is not fed back
to the input. Instead, a constant voltage of U = 110 V is used for the master and slave
module. No load is connected to the output of the switch circuit. The simulation is run
one time with equal inductances and another time with unequal inductances. In both
simulations, the inductance LM = 80 · 10−6 of the master module is held constant.
The inductance for the slave module is LS = LM = 80 · 10−6 in the first simulation
and LS = LM + 0.05LM = 84 ·10−6 in the second simulation. The inductor current of
the slave module for both simulations is compared. Figure 6.9.2 shows in its upper
part the reference current plus hysteresis, the slave current for LS = LM and the slave
current for LS > LM. It can be seen, that the slave current does not reach the reference
current in the second case of unequal inductances. There is an error in the peak value
of the slave current in those two cases. This error is shown in the lower part of figure
6.9.2. For each peak value of the slave current, the difference between the unequal
and the equal case is calculated and divided by the equal case, as in equation (6.9.1).
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Figure 6.9.2 Error in the peak value of the slave current between LS = LM and LS > LM
This result is then multiplied by 100 to gain the percentage error of the slave circuit
for unequal master and slave inductances.
It can be seen, that the error is slightly over −5%. The inductances used in the
second simulations are LM = 80 · 10−6 and LS = LM + 0.05LM = 84 · 10−6, where
as LM is held constant in both simulation. If LS was held constant and LM had been
changed, it would have been hard to compare the two simulations because the slope
of the master current would have changed. This would have caused the cycle time of
the master current to change. By keeping LM constant, it is possible to keep the time
for a switch cycle of the master current constant in both simulations. Calculating the
relative error of the inductances as in equation (6.9.1) with the inductances as used in
the simulation gives:
LM−LS
LS
=−0.00476.
This means that the simulation result coincide with equation (6.9.1). Hence, the max-
imum error for the slave current with unequal inductances in master and slave module
is the same as the error of the inductances for a synchronized slave current.
So far, the switch circuit was simulated in this section with a constant voltage
on master and slave module. Now, internal feedback of the output voltage Uout is
introduced. When the output voltage is fed back into the master and slave module,
the slope of the slave current for the cases LS = LM and LS 6= LM is
I01
T1
=
E−Uout
LM
and I02
T1
=
E− ˆUout
LS
,
where Uout is the output voltage when the inductances are equal and ˆUout is the output
voltage when the inductances are unequal. With this, the relative error of the peaks of
the slave current becomes:
δ I0 =
I02− I01
I01
=
LM
(
E− ˆUout
)
−LS (E−Uout)
LS (E−Uout)
.
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6.9 Effect of Inaccurate Inductances
Because of the voltage control loop, Uout and ˆUout can be set equal. Hence, also in the
case of internal feedback of the output voltage, the error δ I0 is as in equation (6.9.1).
So for unequal inductances in master and slave module, the error of the inductor
current is depending on the error between the inductances, if assumed that the output
voltage is controlled by the voltage control loop. This is sufficient for the supposed
application of the switch circuit.
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7. Summary
In this thesis, first the basic sinus switch accorning to [Jön88] has been simulated.
The simulation model developed showed the expexted behaviour. Also, a hysteresis
has been implemented in the simulation, which sucessfully limits the frequency of
the master module’s inductor current to a specifiy value. Thereafter, a module similar
to the first one has been connected in parallel and a phase shift between the triangu-
lar inductor currents has been implemented. Again, the desired behaviour could be
shown in simulations. The simulations could also show, that the ripple in the output
voltage was reduced and the switching frequency of the transistors is reduced using
two parallel modules. Furthermore, the simulations showed that the slave module’s
inductor current is unstable for certain operating points. A synchronizations algo-
rithm based on the ideas in [Jön05] was implemented in the simulation to solve the
problem. It could be seen in the simulations, that with this synchronization, the in-
ductor current of the slave module is behaving stable. An alternative synchronization
algorithm was developed, which has the advantage to be based on measured times
rather than voltages. This was as well tested to be sucessful in simulations. With
the synchronization, the time error resulting from the unsynchronized current gets to
zero immediately. Because of e.g. numerical errors the synchronization might not be
exact. An anlysis was therefore done to find out about the stablility of the synchro-
nization in case of such a non-exact synchronization. It could be shown, that in this
case the stability range regarding the output voltage is decreased. When the size of
the deviation from the exact synchhronization increases, the region of output volt-
ages to which the stability is restricted decreases. It was also tested with the help of
a simulation, if using non-exact synchonization instead of exact synchonization can
help to improve the performance of the synchronization in the present of measure-
ment noise on the measured times. The simulation performed indicated, that there
might be a possibility to improve the synchonization for this case. However, further
investigations are needed to make a clear statement. Furthermore, an analysis was
done concerning the effect of unequal inductances in master and slave module. It
could be shown that, under the assumption that the voltage control loop control the
output voltage accurately, the error between the inductor currents of master and slave
module is limited, depending on the error between the inductances.
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8. Conclusion
The first purpose of this thesis was to simulate the sinus switch circuit with two
modules in parallel. The expected behaviour could be verified.
The second part was to test and eventually modify and algorithm synchronizing
both parallel modules. The simulations showed, that the algorithm is functioning. It
could be modified to be depending on measured times rather than voltages. In accu-
racies in the synchronization algorithm could be shown to limit the stable operation
range of the sinus switch.
Furthermore, it could be shown in this thesis that in case of parameterinaccuracies
in the inductances of both modules, the current error is limited by the error of the
inductances.
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9. Prospects
In this thesis, a DC-motor was used as a load to the sinus switch. Since the intention
of the sinus switch is to be included in a frequency inverter controlling AC induc-
tion motors, the simulations should be done with such a motor as a load to see the
behaviour. It is, however, expected that the behaviour is not changing significantly.
Furthermore, the voltage controller used in this thesis is not optimal. An optimized
controller could improve the performance of the sinus switch. Moreover, the exten-
sion of the simulation model to more than two modules in parallel could be useful
to investigate the behaviour. A hysteresis, which is not constant but leads to a maxi-
mum switching frequency of 20 kHz, is under development. This is important, since
the transistors used have a limited range of switching frequency and the slave circuit
only takes care about the lower bound. Finally, implementation of the synchroniza-
tion algorithm into a real system is necessary. This should be compared to the results
from the simulations. Also, the effect of non-exact synchonization in the real system
compared to the analysis done in this thesis could be interesting to analyze.
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A. Equivalence Circuit for the LC
Circuit
This section describes, why the inductances and capacitors at the output of the tran-
sistor half-bridge can be modeled as an LC-circuit as shown in figure 2.3.1.
During ideal operation of the switch circuit, either the upper transistor is open
and the lower one closed, or the other way around.
Figure A.0.1 shows the case when the upper transistor is turned on and the lower
one is turned off. Then, the current flows from +V to the inductor L. Figure A.0.1
also shows how the circuit at the output of the transistor half-bridge can be re-drawn
to make calculations easier. The right-hand side is used to make the calculations.
V
−V
−V
+V
UC1 = UL
IL
IC1
IC2
UC2
U
U
L
C
C
Ig
Figure A.0.1 Equivalent circuit of the Sinus Switch for E = +V
The total current Ig is the sum of the currents through the conductors and the
current through the inductor:
Ig = IC1 + IC2 + IL.
Those currents can be calculated to:
IC1 = jωC ·UC1
= jωC · (V −U)
IC2 = jωC ·UC2
= jωC · (−V −U)
IL =
1
jωL ·UL
=
1
jωL · (V −U)
With that, the total current Ig gets:
Ig =
1
jωL ·V −
(
1
jωL + jω2C
)
·U.
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Appendix A. Equivalence Circuit for the LC Circuit
With no load at the output of the circuit, the total current is Ig = 0. Then, the
equation above becomes:
1
jωL ·V =
(
1
jωL + jω2C
)
·U
⇔U =
1
jωL
1
jωL + jω2C
·V
=
1
jω2C
jωL + 1jω2C
·V
This is the transfer function from E to U of the LC circuit in figure 2.3.1 with E = V .
For the case that the upper transistor of the transistor half bridge is open and the
lower one is closed, the current flows from−V to the output, as shown in figure A.0.2.
Again, calculations are done with the help of the right hand side of figure A.0.2.
V
−V
−V
+V
UC2 = UL
IL
IC1
IC2
UC1
U
U
L
C
C
Ig
Figure A.0.2 Equivalent circuit of the Sinus Switch for E =−V
Similarly, the total current Ig is:
Ig = jωC · (V −U)+ jωC · (−V −U)+ 1jωL · (−V −U)
= −
1
jωL ·V −
(
jω2C + 1jωL
)
·U
With no load at the output, the total current is Ig = 0. The transfer function from
V to U is then:
U =
1
jω2C
jωL + 1jω2C
· (−V ) .
The transfer function of the LC-circuit in figure 2.3.1 with E = −V gives the same
result.
Thus, the circuit at the output of the transistor half bridge can be represented as
an LC-circuit when changing the bridge voltage E between +V and −V accordingly.
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B. Calculations for Non-exact
synchronization
For the case of non-exact synchronization of the slave current as described in section
6.8, the calculations leading to table 6.8.1 are given.
• 0 < α < 1⇔ 0 < 1−α < 1:
– T1 = T2:
t3 = (1−α) · t1 ⇒ stable, since 0 < 1−α < 1
– T2 < T1:
T2
T1 < 1⇒ (1−α)
T2
T1 < (1−α) < 1⇒ t3 = (1−α)
T2
T1 · t1 < t1 ⇒ stable
– T1 < T2 < 11−α T1:
1 < T2T1 <
1
1−α ⇒ (1−α) < (1−α)
T2
T1 < 1⇒ (1−α) t1 < t3 < t1 ⇒ stable
– T2 > 11−α T1:
T2
T1 >
1
1−α ⇒ (1−α)
T2
T1 > 1⇒ t1 (1−α)
T2
T1 > t1 ⇒ t3 > t1 ⇒ unstable
• 1 < α < 2⇔ 0 < |1−α |< 1:
– T1 = T2:
t3 = (1−α) · t1 ⇒ |t3|= |1−α | · |t1| ⇒ stable, since 0 < 1−α < 1
– T2 < T1:
T2
T1 < 1⇒ (1−α)
T2
T1 < (1−α)⇒ |t3|< |1−α ||t1|< |t1| ⇒ stable
– T1 < T2 < 1|1−α |T1:
1 < T2T1 <
1
|1−α | ⇒ |1−α | < |1−α |
T2
T1 < 1 ⇒ |1−α ||t1| < |t3| < |t1| ⇒
stable
– T2 > 1|1−α |T1:
T2
T1 >
1
|1−α | ⇒ |1−α |
T2
T1 > 1⇒ |t3|> |t1| ⇒ unstable
• α > 2⇔ |1−α |> 1:
– T1 = T2:
t3 = (1−α) · t1 ⇒ |t3|= |1−α | · |t1| ⇒ unstable, since |1−α |> 1
– T2 < 1|1−α |T1:
T2
T1 <
1
|1−α | ⇒ |1−α |
T2
T1 < 1⇒ |t3|< |t1| ⇒ stable
–
1
|1−α |T1 < T2 < T1:
1
|1−α | <
T2
T1 < 1 ⇒ 1 < |1−α |
T2
T1 < |1−α | ⇒ |t1| < |t3| < |t1||1−α | ⇒
unstable
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– T2 > T1:
T2
T1 > 1⇒ |t3|> |1−α ||t1| ⇒ unstable
Now the calculations leading to equation (6.8.2) are given. The down- adn up-
slople of the slave current are:
Ire f
T1
=
E−U
L
and Ire f
T2
=
E +U
L
Those two equations together lead to:
T2 =
E−U
E +U
T1.
Now, the case from the calculations above when T2 > 1|1−α |T1 is considered and
combined with the last equation. This results in:
E−U
E +U
T1 >
1
|1−α |
T1
⇔
E−U
E +U
>
1
|1−α |
⇔ E (|1−α |−1) > U (|1−α |+ 1)
⇔U < |1−α |−1
|1−α |+ 1
·E
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